

**ANNA UNIVERSITY, CHENNAI**  
**NON- AUTONOMOUS COLLEGES**  
**AFFILIATED TO ANNA UNIVERSITY**  
**M.E. APPLIED ELECTRONICS**  
**REGULATIONS 2025**

**PROGRAMME OUTCOMES (POs):**

<b>PO</b>	<b>Programme Outcomes</b>
<b>PO1</b>	An ability to independently carry out research /investigation and development work to solve practical problems
<b>PO2</b>	An ability to write and present a substantial technical report/document.
<b>PO3</b>	Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program

**PROGRAMME SPECIFIC OUTCOMES(PSOs):**

<b>PSO</b>	<b>Programme Specific Outcomes</b>
<b>PSO1</b>	Ability to design and implement innovative solutions to solve complex problems in Applied Electronics.
<b>PSO2</b>	Competence to independently undertake research projects involving simulation, measurement, and product development in Applied Electronics-related fields.



**POST GRADUATE CURRICULUM (NON.AUTONOMOUS AFFILIATED INSTITUTIONS)**

**Programme:** M.E., Applied Electronics

**Regulations:** 2025

**Abbreviations:**

**BS** – Basic Science (Mathematics, Physics, Chemistry)

**ES** – Engineering Science (General **(G)**, Programme Core **(PC)**, Programme Elective **(PE)**)

**SD** – Skill Development

**SL** – Self Learning

**OE** – Open Elective

**L** – Laboratory Course

**T** – Theory

**LIT** – Laboratory Integrated Theory

**PW** – Project Work

**TCP** – Total Contact Period(s)

**Semester I**

S. No.	Course Code	Course Title	Type	Periods per week			TCP	Credits	Category
				L	T	P			
1.	MA25C05	Advanced Mathematical Methods (ECE)	T	4	0	0	4	4	BS
2.	AP25101	Statistical Signal Processing and Modeling	T	3	1	0	4	4	ES (PC)
3.	AP25C01	Advanced Digital System Design	T	3	1	0	4	4	ES (PC)
4.	AP25C02	Analog Integrated Circuit Design	T	3	0	0	3	3	ES (PC)
5.	AP25C03	Digital CMOS VLSI Design	T	3	0	0	3	3	ES (PC)
6.	AP25C04	Analog IC Design Laboratory	L	0	0	4	4	2	ES (PC)
7.	AP25102	Technical Seminar	-	0	0	2	2	1	SD
<b>Total</b>							<b>24</b>	<b>21</b>	

### Semester II

S. No.	Course Code	Course Title	Type	Periods per week			TCP	Credits	Category
				L	T	P			
1.		Industrial Internet of Things	T	3	1	0	4	4	ES (PC)
2.		High Speed Circuit Design	T	3	1	0	4	4	ES (PC)
3.		Programme Elective I	T	3	0	0	3	3	ES (PE)
4.		Embedded System Design	LIT	3	0	2	5	4	ES (PC)
5.		Industry Oriented Course I	---	1	0	0	1	1	SD
6.		Industrial Training	-	-	--	-	---	1	SD
7.		Self-Learning Course	-	-	--	-	---	1	--
<b>Total</b>							<b>17</b>	<b>18</b>	

### Semester III

S. No.	Course Code	Course Title	Type	Periods per week			TCP	Credits	Category
				L	T	P			
1.		Programme Elective II	T	3	0	0	3	3	ES (PE)
2.		Programme Elective III	T	3	0	0	3	3	ES (PE)
3.		Programme Elective IV	T	3	0	0	3	3	ES (PE)
4.		Open Elective	T	3	0	0	3	3	OE
5.		Industry Oriented Course II	---	1	0	0	1	1	SD
6.		Project Work I	---	0	0	12	12	6	SD
<b>Total</b>							<b>25</b>	<b>19</b>	

### Semester IV

S. No.	Course Code	Course Title	Type	Periods per week			TCP	Credits	Category
				L	T	P			
1.		Project Work II	---	0	0	24	24	12	SD
<b>Total Credits</b>							<b>24</b>	<b>12</b>	

### Programme Elective Courses (PE)

S. No.	Course Code	Course Title	Periods per week			Total Contact Periods	Credits
			L	T	P		
1.		Digital Image and Video Processing	3	0	0	3	3
2.		DSP Architecture and Programming	3	0	0	3	3
3.		RF Integrated Circuit Design	3	0	0	4	3
4.		Electromagnetic Interference and Compatibility	3	0	0	3	3
5.		Advanced Microprocessors and Microcontrollers Architectures	3	0	0	3	3
6.		Advanced Computer Architecture Design	3	0	0	3	3
7.		Signal Integrity for High Speed Design	3	0	0	3	3
8.		VLSI Interconnects	3	0	0	3	3
9.		Semiconductor Memory Design	3	0	0	3	3
10.		Algorithms For VLSI Physical Design Automation	3	0	0	3	3
11.		Statistical Analysis and Optimization for VLSI	3	0	0	3	3
12.		System on Chip Design	3	0	0	3	3
13.		Hardware /Software Co Design	3	0	0	3	3
14.		MEMS and NEMS	3	0	0	3	3
15.		Cryptography and Hardware Security	3	0	0	3	3
16.		Neuromorphic Computing	3	0	0	3	3
17.		Artificial Intelligence for Hardware Design	3	0	0	3	3
18.		IP Core Design and Protection	3	0	0	3	3
19.		Spintronics and Quantum Computing	3	0	0	3	3
20.		Analog and Mixed Signal VLSI Design	3	0	0	3	3

# Semester I

MA25C05	Advanced Mathematical Methods (ECE)	L	T	P	C
		3	1	0	4
<b>Course Objectives:</b>					
This course aims to equip students with advanced mathematical and computational techniques focuses on developing problem-solving skills for designing efficient circuits, communication protocols, and embedded systems.					
<b>Calculus of Variations:</b> Variation and its properties, Euler's equation, Functionals dependent on first and higher order derivatives, Functionals dependent on functions of several independent variables, Some applications, Direct methods, Ritz method.					
<b>Queueing Models:</b> Markovian queues, Birth and death processes, Single and multiple server queueing models, Little's formula, Queues with finite waiting rooms, Queues with impatient customers: Balking and reneging. Finite source models, M/G/1 queue, Pollaczek Khinchin formula, M/D/1 and M/EK/1 as special cases, Series queues, Open Jackson networks.					
<b>Graph Theory:</b> Introduction to paths, trees, Isomorphism, Matrix coloring and directed graphs, Some basic algorithms: Dijkstra's Algorithm, Depth-First search, Breadth-First search, Prims Algorithm, Kruskal Algorithm					
<b>Optimization Techniques:</b> Linear programming, Basic concepts, Graphical and simplex methods, Big M method, Transportation problems, Assignment problems.					
<b>Weightage:</b> Continuous Assessment: 40%, End Semester Examinations: 60%					
<b>Assessment Methodology:</b> Quiz (5%), Assignments (10%), Review of Question Papers (IES, GATE, SSC Questions) (20%), Projects (20%), Flipped Class (5%), Internal Examinations (40%).					
<b>References:</b>					
<ol style="list-style-type: none"> <li>1. Elsgolc, L. D. – <i>Calculus of Variations</i>, Dover Publications.</li> <li>2. Gross, D. &amp; Harris, C. M. – <i>Fundamentals of Queueing Theory</i>, Wiley.</li> <li>3. Deo, N.–<i>Graph Theory with Applications to Engineering and Computer Science</i>, PHI.</li> <li>4. Hillier, F. S. &amp; Lieberman, G. J –<i>Introduction to Operations Research</i>, McGraw-Hill.</li> <li>5. Kanti Swarup, Gupta P.K.,&amp; Man Mohan–<i>Operations Research</i>, Sultan Chand &amp; Sons</li> </ol>					
<b>E-resources:</b>					
<ol style="list-style-type: none"> <li>1. <a href="https://nptel.ac.in/courses/111/105/111105039">https://nptel.ac.in/courses/111/105/111105039</a></li> <li>2. <a href="https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-262-discrete-stochastic-processes">https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-262-discrete-stochastic-processes</a></li> <li>3. <a href="https://nptel.ac.in/courses/106/106/106106183">https://nptel.ac.in/courses/106/106/106106183</a></li> </ol>					

AP25101	Statistical Signal Processing and Modeling	L	T	P	C
		3	1	0	4
<b>Course Objectives:</b> To introduce random signal processing, modeling for prediction and estimation, spectral estimation (parametric & non-parametric), and MSE/adaptive filter design.					
<b>Introduction to Random Signal Processing:</b> Discrete random processes, ensemble averages, stationarity, bias & estimation, autocovariance, autocorrelation, Parseval's theorem, Wiener-Khinchine relation, white noise, PSD, spectral factorization, filtering. <b>Activites:</b> 1. Simulate discrete random processes in MATLAB/Python. 2. Compute ensemble averages, autocorrelation & PSD for sample signals					
<b>Signal Modeling:</b> AR, MA, ARMA models, forward/backward linear prediction, Yule-Walker method, Prony's equations, Levinson-Durbin algorithm. <b>Activites:</b> 1. Implement AR, MA, ARMA models using time-series data 2. Perform forward and backward prediction					
<b>Spectral Estimation:</b> Spectral estimation from finite signals, nonparametric methods (periodogram, Bartlett, Welch, Blackman-Tukey), parametric methods, AR spectral estimation, harmonic detection. <b>Activites:</b> 1. Apply periodogram, Bartlett, and Blackman-Tukey methods on signals 2. Detect harmonic components using AR spectral estimation					
<b>Linear Estimation:</b> LMMSE filtering, Wiener-Hopf equations, FIR/IIR Wiener filters, causal/non-causal filters, noise cancellation. <b>Activites:</b> 1. Design FIR and IIR Wiener filters in MATLAB/Python 2. Solve Wiener-Hopf equations for given signals					
<b>Adaptive Filters:</b> FIR adaptive filters, steepest descent, LMS, normalized LMS, RLS algorithm, adaptive equalization, echo & noise cancellation. <b>Activites:</b> 1. Implement LMS, Normalized LMS, and RLS algorithms 2. Compare convergence behavior of adaptive algorithms					
<b>Weightage:</b> Continuous Assessment: 40%, End Semester Examinations: 60%					
<b>Assessment Methodology:</b> Quiz (5%), Assignments (10%), Review of Question Papers (IES, GATE, SSC Questions) (20%), Projects (20%), Flipped Class (5%), Internal Examinations (40%).					
<b>References:</b> <ol style="list-style-type: none"> <li>Hayes, M. H. (2002). Statistical digital signal processing and modeling. John Wiley &amp; Sons, Inc.</li> <li>Manolakis, D. G., &amp; Ingle, V. K. (2011). Applied digital signal processing. Cambridge University Press.</li> <li>Kay, S. M. (2017). Fundamentals of statistical signal processing: Estimation theory (Vol. 1),(vol 3) Detection theory (Vol. 2). Prentice Hall.</li> <li>Kailath, T., Sayed, A. H., &amp; Hassibi, B. (2000). Linear estimation. Prentice Hall.</li> </ol>					

	<b>CO description</b>	<b>PO Mapping</b>	<b>PSO1</b>	<b>PSO2</b>
<b>CO1</b>	Explain the concepts of random processes and their statistical properties.	-	-	-
<b>CO2</b>	Analyze signals using ARMA, AR, and MA models for prediction and analysis.	PO1(3) PO2(3)	3	3
<b>CO3</b>	Apply spectral estimation techniques to analyze signals in the frequency domain.	PO1(3) PO2(3)	2	2
<b>CO4</b>	Design and implement linear and adaptive filters for noise cancellation and signal enhancement.	PO1(3) PO3(3)	3	2



AP25C01	Advanced Digital System Design	L	T	P	C
		3	1	0	4
<p><b>Course Objectives:</b></p> <p>To study design and analysis of synchronous/asynchronous sequential circuits, PLD/ROM design, combinational/PLA testing, and Verilog HDL for digital system design.</p>					
<p><b>Sequential Circuit Design:</b> State diagrams/tables, state assignment &amp; reduction, synchronous circuit design, iterative circuits, ASM charts.</p> <p><b>Activities:</b> 1. Design state diagrams for given problems 2. Implement synchronous circuits using ASM</p>					
<p><b>Asynchronous Sequential Circuit Design:</b> Flow table reduction, race conditions, hazards (static/dynamic/essential), mixed-mode circuits, vending machine controller design.</p> <p><b>Activities:</b> 1. Analyze and minimize flow tables 2. Identify and eliminate hazards</p>					
<p><b>Fault Diagnosis and Testability Algorithms:</b> Fault table, path sensitization, Boolean difference, D &amp; Kohavi algorithms, PLA faults, DFT, BIST techniques.</p> <p><b>Activities:</b> 1. Generate fault tables for combinational circuits 2. Simulate fault detection using D-algorithm</p>					
<p><b>Synchronous Design Using Programmable Devices:</b> PLD families, PLA/PAL-based circuit design, ROM design, FSM realization using PLDs, FPGA (Xilinx Vertex 7).</p> <p><b>Activities:</b> 1. Implement FSM using PLA/PAL 2. Program and simulate FSM on FPGA</p>					
<p><b>System Design Using Verilog:</b> Verilog HDL modeling, data types, behavioral &amp; structural modeling, FSM synthesis, test benches, combinational/sequential circuit realization.</p> <p><b>Activities:</b> 1. Write and simulate Verilog code for registers, counters, serial adders 2. Design and test a simple microprocessor in Verilog</p>					
<p><b>Weightage:</b> Continuous Assessment: 50%, End Semester Examinations: 50%</p>					
<p><b>Assessment Methodology:</b> Quiz (5%), Assignments (10%), Review of Question Papers (IES, GATE, SSC Questions) (20%), Projects (20%), Flipped Class (5%), Internal Examinations (40%).</p>					
<p><b>References:</b></p> <ol style="list-style-type: none"> <li>Roth, C. H., Jr. (2013). Fundamentals of logic design (7th ed.). Thomson Learning.</li> <li>Arnold, M. G. (1999). Verilog digital – computer design. Prentice Hall PTR.</li> <li>Biswas, N. N. (2001). Logic design theory. Prentice Hall of India.</li> <li>Lala, P. K. (2020). Fault tolerant and fault testable hardware design. B S Publications.</li> <li>Lala, P. K. (2015). Digital system design using PLD (Reprint ed.). B S Publications.</li> <li>Palnitkar, S. (2003). Verilog HDL – A guide to digital design and synthesis. Pearson.</li> </ol>					

	<b>CO description</b>	<b>PO</b>	<b>PS01</b>	<b>PS02</b>
<b>CO1</b>	Explain the fundamentals of synchronous and asynchronous sequential circuits	-	-	-
<b>CO2</b>	Analyze and design sequential circuits using state diagrams and ASM charts.	PO1(3)	2	2
<b>CO3</b>	Apply fault diagnosis and testability algorithms to digital circuits.	PO1(3) PO2(3)	3	3
<b>CO4</b>	Develop and simulate digital systems using Verilog HDL and FPGA.	PO1(3) PO2(3)	2	2

AP25C02	Analog Integrated Circuit Design	L	T	P	C
		3	0	0	3
<p><b>Course Objectives:</b> To Study single-stage amplifier design, high-frequency/noise characteristics, operational amplifiers, voltage/current reference circuits with practical exercises</p>					
<p><b>Single Stage Amplifiers:</b> MOS physics, equivalent circuits, CS, CG, source follower, differential &amp; cascode amplifiers, design for SR, gain, BW, ICMR, power, voltage swing. <b>Activities:</b> 1. Design and simulate CS, CG amplifiers 2. Calculate gain, bandwidth, slew rate for given specification</p>					
<p><b>High Frequency and Noise Characteristics of Amplifiers:</b> Miller effect, pole analysis, frequency response of stages, noise sources, noise analysis in single stage and differential amplifiers. <b>Activities:</b> 1. Analyze frequency response using pole-zero plots 2. Simulate noise performance in amplifiers.</p>					
<p><b>Negative Feedback Amplifiers and Operational Amplifiers:</b> Feedback types, loading effects, op-amp parameters, one/two-stage op-amps, gain boosting, slew rate, PSRR, noise in op-amps. <b>Activities:</b> 1. Design and simulate negative feedback circuits 2. Evaluate gain, slew rate, and PSRR of op-amps</p>					
<p><b>Stability and Frequency Compensation of Two Stage Operational Amplifier:</b> Two-stage op-amp analysis, phase margin, compensation methods, slew rate issues, advanced compensation techniques. <b>Activities:</b> 1. Analyze phase margin and stability in two-stage op-amps 2. Implement frequency compensation methods in simulations</p>					
<p><b>Voltage and Current References:</b> Current mirrors (Wilson, Widlar, Cascode), high swing cascode sinks, supply/temperature independent biasing, PTAT &amp; CTAT currents, constant-Gm biasing. <b>Activities:</b> 1. Design and simulate various current mirrors 2. Implement PTAT and CTAT current references</p>					
<p><b>Weightage:</b> Continuous Assessment: 40%, End Semester Examinations: 60%</p>					
<p><b>Assessment Methodology:</b> Quiz (5%), Assignments (10%), Review of Question Papers (IES, GATE, SSC Questions) (20%), Projects (20%), Flipped Class (5%), Internal Examinations (40%).</p>					
<p><b>References:</b></p> <ol style="list-style-type: none"> <li>Razavi, B. (2016). Design of analog CMOS integrated circuits (2nd ed.). Tata McGraw Hill.</li> <li>Sansen, W. M. C. (2007). Analog design essentials. Springer.</li> <li>Grebene, A. B. (2003). Bipolar and MOS analog integrated circuit design. John Wiley &amp; Sons, Inc.</li> <li>Allen, P. E., &amp; Holberg, D. R. (2013). CMOS analog circuit design (3rd ed.). Oxford University Press.</li> <li>Natarajan, A. (n.d.). EE5390: Analog IC Design [Recorded lecture]. Retrieved from <a href="http://www.ee.iitm.ac.in/~ani/ee5390/index.html">http://www.ee.iitm.ac.in/~ani/ee5390/index.html</a></li> <li>Baker, R. J. (2019). CMOS: Circuit design, layout, and simulation (4th ed.). Wiley IEEE Press.</li> </ol>					

	<b>CO description</b>	<b>PO Mapping</b>	<b>PSO1</b>	<b>PSO2</b>
<b>CO1</b>	Explain the theory and design concepts of analog circuits .	-	-	-
<b>CO2</b>	Analyse and design single-stage and multi-stage amplifiers considering high-frequency and noise characteristics to meet specified performance criteria.	PO1(3)	2	2
<b>CO3</b>	Apply concepts of negative feedback, stability, and frequency compensation in the design and analysis of operational amplifiers.	PO1(3) PO2(3)	3	3
<b>CO4</b>	Design and simulate voltage and current reference circuits with temperature and supply independence for analog integrated systems.	PO1(3) PO2(3)	2	2

AP25C03	Digital CMOS VLSI Design	L	T	P	C
		3	0	0	3
<b>Course Objectives:</b>					
To Understand CMOS basics and design combinational/sequential circuits; apply structured VLSI design through case studies.					
<b>MOS Transistors and CMOS Inverter:</b> MOS transistor characteristics, short channel effects, CMOS inverter design, stick diagrams, power, delay, sizing. <b>Activities:</b> 1. Simulate CMOS inverter characteristics and sizing effects 2. Draw stick diagrams and analyze power-delay trade					
<b>CMOS, Combinational Circuits:</b> Complementary CMOS, power reduction, ratioed logic, pass transistor logic, dynamic CMOS, Domino, NP-CMOS. <b>Activities:</b> 1. Design combinational logic using different CMOS styles 2. Analyze power and switching activity in logic gates					
<b>CMOS, Sequential Circuits:</b> Latches vs registers, flip-flops, dynamic/static registers, clocking strategies, Schmitt trigger, mono/astable circuits. <b>Activities:</b> 1. Implement various flip-flops and compare timing behavior 2. Design clocking schemes for latch/register pipelines					
<b>CMOS Sub System Design</b> Adders (carry bypass, select, CLA), multipliers, counters, parity generators, multiplexers, shifters, memory elements. <b>Activities:</b> 1. Design fast adders and multipliers 2. Build and simulate small subsystems (e.g., counter + MUX)					
<b>Performance Estimation &amp; Design Techniques:</b> Delay estimation, logical effort, sizing, power, interconnects, scaling, synchronous and self-timed design. <b>Activities:</b> 1. Estimate delay and power for sample circuits 2. Compare synchronous vs self-timed circuit design					
<b>Weightage:</b> Continuous Assessment: 40%, End Semester Examinations: 60%					
<b>Assessment Methodology:</b> Quiz (5%), Assignments (10%), Review of Question Papers (IES, GATE, SSC Questions) (20%), Projects (20%), Flipped Class (5%), Internal Examinations (40%).					
<b>References</b>					
1. Weste, N. H. E., & Harris, D. (2011). <i>CMOS VLSI design: A circuits and systems perspective</i> . Pearson. 2. Rabaey, J. M., & Nikolić, B. (2003). <i>Digital integrated circuits</i> . Pearson. 3. Martin, K. (2011). <i>Digital integrated circuit design</i> . Oxford University Press. 4. Palnitkar, S. (2003). <i>Verilog HDL</i> (2nd ed.). Pearson Education. 5. Rabaey, J. M., Chandrakasan, A., & Nikolić, B. (2003). <i>Digital integrated circuits</i> . Pearson.					

	CO description	PO	PSO1	PSO2
CO1	Explain CMOS basics in digital circuits.	-	-	-
CO2	Analyze and design CMOS-based combinational and sequential circuits	PO1(3)	2	2
CO3	Apply various CMOS logic styles and techniques to optimize digital subsystems	PO1(3) PO2(3)	3	3
CO4	Evaluate and estimate circuit performance using structured approaches for subsystem design.	PO1(3) PO2(3)	2	2

AP25C04	Analog IC Design Laboratory	L	T	P	C
		0	0	4	2
<b>Course Objectives:</b>					
To Design analog circuits from transistor level to IA implementation using CAD tools for simulation, layout, LVS, and parasitic extraction.					
<b>List of Experiments</b>					
<ol style="list-style-type: none"> <li>1. Extraction of process parameters of CMOS process transistors <ol style="list-style-type: none"> <li>a. Plot ID vs. VGS at different drain voltages for NMOS, PMOS.</li> <li>b. Plot ID vs. VGS at particular drain voltage for NMOS, PMOS and determine Vt.</li> <li>c. Plot log ID vs. VGS at particular gate voltage for NMOS, PMOS and determine IOFF and sub- threshold slope.</li> <li>d. Plot ID vs. VDS at different gate voltages for NMOS, PMOS and determine Channel length modulation factor.</li> <li>e. Extract Vth of NMOS/PMOS transistors (short channel and long channel). Use VDS of appropriate voltage To extract Vth use the following procedure. <ol style="list-style-type: none"> <li>i. Plot gm vs VGS using SPICE and obtain peak gm point.</li> <li>ii. Plot <math>y=ID/(gm)</math> as a function of VGS using SPICE.</li> <li>iii. Use SPICE to plot tangent line passing through peak gm point in y (VGS) plane and determine Vth.</li> </ol> </li> <li>f. Plot ID vs. VDS at different drain voltages for NMOS, PMOS, plot DC load line and calculate gm, gds, gm/gds, and unity gain frequency. Tabulate result according to technologies and comment on it.</li> </ol> </li> <li>2. CMOS inverter design and performance analysis <ol style="list-style-type: none"> <li>a. i. Plot VTC curve for CMOS inverter and thereon plot dVout vs. dVin and determine transition voltage and gain g. Calculate VIL, VIH, NMH, NML for the inverter.</li> <li>ii. Plot VTC for CMOS inverter with varying VDD.</li> <li>iii. Plot VTC for CMOS inverter with varying device ratio.</li> <li>b. Perform transient analysis of CMOS inverter with no load and with load and determine propagation delay tpHL, tpLH, 20%-to-80% rise time tr and 80%-to-20% fall time tf.</li> <li>c. Perform AC analysis of CMOS inverter with fanout 0 and fanout 1.</li> </ol> </li> <li>3. Use spice to build a three stage and five stage ring oscillator circuit and compare its frequencies. Use FFT and verify the amplitude and frequency components in the spectrum.</li> <li>4. Single stage amplifier design and performance analysis <ol style="list-style-type: none"> <li>a. Plot small signal voltage gain of the minimum-size inverter in the technology chosen as a function of input DC voltage. Determine the small signal voltage gain at the switching point using spice and compare the values for two different process transistors.</li> <li>b. Consider a simple CS amplifier with active load, with NMOS transistor as driver and PMOS transistor as load. <ol style="list-style-type: none"> <li>i. Establish a test bench to achieve <math>VDSQ=VDD/2</math>.</li> <li>ii. Calculate input bias voltage for a given bias current.</li> </ol> </li> </ol> </li> </ol>					

- iii. Use spice and obtain the bias current. Compare with the theoretical value
  - iv. Determine small signal voltage gain, -3dB BW and GBW of the amplifier
  - v. using small signal analysis in spice, considering load capacitance.
  - vi. Plot step response of the amplifier with a specific input pulse amplitude.
  - vii. Derive time constant of the output and compare it with the time constant
  - viii. resulted from -3dB Band Width.
  - ix. Use spice to determine input voltage range of the amplifier
5. Three OPAMP Instrumentation Amplifier (INA).  
Use proper values of resistors to get a three OPAMP INA with differential-mode voltage gain=10. Consider voltage gain=2 for the first stage and voltage gain=5 for the second stage.
- i. Draw the schematic of op-amp macro model.
  - ii. Draw the schematic of INA.
  - iii. Obtain parameters of the op-amp macro model such that it meets a given specification for: i.low-frequency voltage gain, ii. unity gain BW ( $f_u$ ), iii.input capacitance, iv.output resistance, v.CMRR
- a. Draw schematic diagram of CMRR simulation setup.
  - b. Simulate CMRR of INA using AC analysis (it's expected to be around 6dB below CMRR of OPAMP).
  - c. Plot CMRR of the INA versus resistor mismatches (for resistors of second stage only) changing from -5% to +5% (use AC analysis). Generate a separate plot for mismatch in each resistor pair. Explain how CMRR of OPAMP changes with resistor mismatches.
  - d. Repeat (iii) to (vi) by considering CMRR of all OPAMPs with another low frequency gain setting.
- 6.Use Layout editor.
- a. Draw layout of a minimum size inverter using transistors from CMOS process library. Use Metal 1 as interconnect line between inverters.
  - b. Run DRC, LVS and RC extraction. Make sure there is no DRC error.
  - c. Extract the netlist. Use extracted netlist and obtain tPHL tPLH for the inverter using Spice.
  - d. Use a specific interconnect length and connect and connect three inverters in a chain.
  - e. Extract the new netlist and obtain tPHL and tPLH of the middle inverter.
  - f. Compare new values of delay times with corresponding values obtained in part 'c'.
7. Design a differential amplifier with resistive load using transistors from CMOS process library that meets a given specification for the following parameter
- a. low-frequency voltage gain,
  - b. unity gain BW ( $f_u$ ),
  - c. Power dissipation
    - i. Perform DC analysis and determine input common mode range and compare with the theoretical values.
    - ii. Perform time domain simulation and verify low frequency gain.
    - iii. Perform AC analysis and verify.

**Weightage:** Continuous Assessment: 60%, End Semester Examinations: 40%

**Assessment Methodology:** Project (30%), Assignment (10%), Practical (30%), Internal Examinations (30%)

	<b>CO description</b>	<b>PO</b>	<b>PSO1</b>	<b>PSO2</b>
<b>CO1</b>	Characterize MOS transistors and design basic analog building blocks using simulation tools.	PO1(3)	2	2
<b>CO2</b>	Implement and simulate analog circuits through schematic entry, layout design, LVS, and parasitic extraction.	PO1(3) PO2(3)	3	3
<b>CO3</b>	Design and validate an instrumentation amplifier using a structured analog design flow with CAD tools.	PO1(3) PO2(3)	2	2